A switched-capacitor (SC) DC-DC converter and its loop-connected structure are proposed in this paper. Unlike the conventional series-connected converter, the proposed converter using loop connected provides the output voltage expressed as a combination of multiplication and subtraction. Therefore, the proposed converter can realize various kinds of output voltages as well as circuit size fewer than the conventional converter. Concerning the simple example of the proposed converter, simulation program with SPICE simulations and theoretical analysis are performed to clarify characteristics. The results of SPICE simulations show the following results: (1) The proposed converter can achieve higher power efficiency than the series-parallel type block when the number of capacitors is less than three. (2) In the case of the 2x and 1/2x conversion, the circuit size of the proposed loopconnected converter is less than 80% of that of the conventional converter. (3) Handy theoretical formulas to estimate power efficiency are obtained by the theoretical analysis. The results of the theoretical analysis are in good agreement with the SPICE simulated results.
Introduction
Switched capacitor (SC) DC-DC converter [1] - [6] is one of the most promising converters for mobile equipment, WSN (Wireless Sensor Network) and portable devices, because it can be designed by semiconductor switches and capacitors. The features of the SC DC-DC converter are small volume and light weight. However, in the SC DC-DC converter, the conversion ratio is predetermined by the number of capacitors. The drawback of the SC DC-DC converter is that the conversion ratio cannot be changed linearly. For this reason, several types of circuit topologies have been proposed to realize various conversion ratios. For example, Terada et al and Eguchi et al propose cascade-connected SC DC-DC converter [3] , [4] , and Chang and Eguchi et al proposed series-connected SC DC-DC converter [1] , [2] . By cascading SC DC-DC converters, the cascade-connected converter provides the sum of the output voltage of each converter. However, Terada's converter [3] needs a complicated multiphase timing circuit. On the other hand, by connecting SC DC-DC converters in series, the series-connected converter provides integral multiples of the input or integral divisions of the input. Unlike the cascade-connected converter, Chang's converter [1] can be controlled by two-phase clock pulses. Nevertheless, there is still room for improvement. In this paper, a SC DC-DC converter and its loop-connected structure are proposed. By controlling switches by two-phase clock pulses, the proposed converter supplies the multiplied step-up or step-down voltage to each terminal of output load. Therefore, unlike the conventional converters [1] - [4] , the proposed loop-connected converter using bidirectional SC DC-DC converters can provide the output voltage expressed as a combination of multiplication and subtraction. To confirm the validity of the proposed technique, simulation program with SPICE simulations and theoretical analysis are performed. Fig.1 shows the conventional series-connected converter proposed by Chang [1] , Eguchi et al [2] , and so on. Since the converter block of Fig.1 (a) is a series-parallel type converter [1] , [5] proposed by Ueno et al, the conversion ration  i (i=1, …, R) of the i-th converter block is m or 1/m (m=1, …, N). The series-parallel type converter of Fig.1 (b) consists of 3N+1 switches and N capacitors. Table 1 shows the timing of clock pulses for Fig.1 (b) . As Table 1shows , the MOS switch is driven by non-overlapped two-phase pulses. By connecting series-parallel type converters, the conventional converter provides the following output voltage: 
Circuit Structure

Conventional Converter
where the conversion rations  i (i=1, …, P) and  j (j=1, …, Q) of the converter block are m or 1/m (m=1, …, N). Unlike the conventional converter, the output voltage of the proposed converter is expressed as a combination of multiplication and subtraction. Fractional conversion ratio of Switched Capacitor DC-DC converters can define by  i and  j conversion rations.
Theoretical Analysis
Concerning power efficiency and output voltage, the theoretical analysis is performed in this section. The theoretical analysis is performed under the conditions: 1) Parasitic elements are negligibly small; and 2) Time constant is much larger than the period of clock pulses. 
Converter Block
First, the characteristic of the proposed converter block is analyzed. Fig.3 shows the instantaneous equivalent circuits in the case of the step-up conversion, where R on denotes the on-resistance of the MOS switch. In Fig.3 , State-T 1 is a charging process and State-T 2 is a transferring process. In Fig.3 , the differential value of the electric charge in capacitor C k (k=1, …, N) satisfies , 0 
Using (3) - (5), the average input current and the average output current can be expressed as
where q Vi and q Vo are electric charges in the terminal V i and the terminal V o , respectively. Substituting (3) - (5) for (6), we have the relation between the average input current and the average output current as follows: The consumed energy in one period. In Fig.3 , the consumed energy in one period can be expressed as 
The consumed energy W T is defined as , :
where R SC is called the SC resistance. Therefore, from (9) and (10), the SC resistance in the case of the step-up conversion can be obtained as
By combining (7) and (11), we have the equivalent circuit in the case of the step-up conversion as follows:
because the equivalent circuit of the SC power converters can be expressed by the determinant using the Kettenmatrix.
On the other hand, the equivalent circuit in the case of the step-down conversion can be obtained by the same method. In the case of the step-down conversion, the equivalent circuit can be expressed by the following determinant:
Loop-Connected Structure
From (11) - (14), the equivalent circuit of the proposed loop-connected converter can be expressed by Fig.4 . In  Fig.4,  i is the conversion ratio of the i-th (i=1, …, P) upper converter block,  j is the conversion ratio of the j-th (j=1, …, Q) lower converter block, R scUi is the SC resistance of the i-th upper converter block, and R scLj is the SC resistance of the j-th lower converter block. From Fig.4 , we have the power efficiency and the output voltage as follows:
and Fig. 4 . Equivalent circuit of the proposed converter
Simulation
To confirm the validity of the theoretical analyses, SPICE simulations were performed with 2x converter and 1/2x loop connected converter. The circuit structure can be shown by Simulated results correspond well with theoretical results, For this reason, derived theoretical formulas will be helpful to design the SC converter that can define multi fraction conversion ratio. In additional, the power efficiency is shown by Fig.7 that shows of 2x and 1/2x loop connected converter as a function of output load L R . The power efficiency is a ratio of output load and SC resistance which follow by Eqs. (15) . In other words, the proposed converter can realize the input range that is wider than conversional converter by connect converter as loop connected. Table 3 shows the number of circuit elements to achieve the 3/2x conversions. As Table 3 shows, the proposed loop-connected converter can realize complex conversion ratios in the small number of circuit elements. 
Conclusions
In this paper, a loop-connected converter using bidirectional switched capacitor DC-DC converters has been proposed. The validity of the circuit design was confirmed by SPICE simulations, theoretical analysis, and experiment. The results of the SPICE simulations and theoretical analysis showed the following results: (1) The proposed loop-connected converter can achieve higher power efficiency than the conventional series-parallel-type converter when the number of capacitors is less than three. (2) The theoretical equations will be helpful to design the proposed converter, because theoretical results were in good agreement with the SPICE simulated results. The proposed technique will apply as driver circuit for battery charger of WSN(wireless Sensor Network) and electrical power transfer between various power sources.
